
IDEC Chip Design Contest -


Precision Monitoring and Balancing for EV batteries


Authors : * WanHae Jeon , Paul Jeremiah, Raza Ali, Innyeal Oh* Department of Advanced Automotive Eng., Sunmoon University



Proposed Technology


< Proposed Monitoring Method >





Advances in Science Technology and Engineering System Vol. 8, No. 2, 24-29 (2023

- Limits to accurate cell voltage monitoring.
- Suggestion of accurate cell voltage monitoring method.



Brandl, A 7-Cell, Stackable, Li-Ion Monitoring and Active/Passive Balancing IC With In-Built ectric and Hybrid Vehicles IEEE Transactions on Indust

 High voltage limitations due to direct connection


< Balancing Controller IF Circuit >

• Propose an isolation structure that is safe for high voltage

II. Detailed Design

III. Result





< Monitoring Switch ARY Circuit >

The code value of each battery cell is generated and the battery cells


are recognized separately through the selected switch and outputted

Supports temperature compensation with EXT REF, INT REF signal


as a single path.

processing with monitoring behavior.

2.



< Controller Interface Root Cell Timing Chart >



reset time of cell 1

_ reset time of cell N-1 —

RESET ON

- Discharging time CLRB Flip flop_0 LED_00 Discharging time CLKB \bigcirc CLRB_OUT RESET OFF

LED_01

LED_N-1

Isolation operation part is a part that receives M bits from the ECU and creates a signal that controls the balancing.

2. Designed to operate the control signal in a flip-flop structure with the CLK signal.

It minimizes noise and synchronize operations, ensuring safe balancing. 4. Memory-based, simultaneous balancing of multiple cells.

This Chart illustrates the synchronization of discharge, balancing, and reset operations of battery cells with the CLK signal, based on ECU commands. In the RESET OFF state, balancing proceeds normally, while in the RESET ON state, all cells are reset.


generated. Single path monitoring is implemented by supporting cell voltage recognition along with the generation of code values of each battery cell

In the clock generation circuit, one of an external clock and an


2. Signals that can receive the selected clock and recognize each

battery cell voltage (seq_0 to M-1, EN_CODE, ... ,LOADB) is

internal clock is selected and outputted.




- All battery cell voltages are recognized in 2 sec and temperature compensation is possible.
- This operation consumes 1/3 less power than the existing BMS. (Existing 16 x 300uW= 4.8mW, Improved 1.6 mW(=0.3mW+1.3mW))




The balancing current results based on battery input voltage (Vin) show that the measured values lie between the TT and FF simulation values, with over 20mA at Vin 3V and over 87mA at Vin 4.2V.

Conclusion

TT means typical performance, while FF indicates faster speed and higher current drive, but with potentially increased power consumption.





- Battery cell voltage regulation based on reference voltage by selecting the closest REF with minimum error for temperature compensation
- V REF is selectable internal/external.

and is fabricated with a compact size of 180nr

< Multicell Single-Path Monitoring >

- Secure voltage monitoring using an isolated single-path architecture for multi-cell battery systems.
- Simultaneous acquisition of 16 battery cell voltages and 16 REF signals through a single path. 2.
- Accurate temperature-compensated voltage monitoring with ± 5 mV resolution from -20° C to 80° C. 3.
- Low-power operation at 1.6 mW, achieving 1/3 the power consumption of conventional BMS designs.

< Isolated Stable Balancing >

- The proposed isolated balancing circuit completely separates high and low voltage regions, ensuring stable balancing control.
- Operates on a power consumption as low as 180 uW. 2.

	TRAN II (2019)	PEDES (2022)	ECCE (2023)	DISCOVER (2024)	This Work
Circuit connection	Direct	Direct	Direct	Direct	Indirect
High voltage effect	Yes	Yes	Yes	Yes	No
Cell Balancing	Passive	Active	Active	Passive	Passive
Fab.(um)	0.35	0.18	0.25	0.5	0.18
Consumption(W)	0.16	-	5	-	0.18
Kenguru Manjunath, R Kalpana, A Modularized Two-Star Abhijit Kulkarni, Remus Teodorescu, Closed-loop Contro	ge Active Cell Balancing Circuit for Series Connecter I of MOSFET Gate Voltage for Charge Balance in a S	I Li-Ion Battery Packs, IEEE International Conference on I mart Li-ion Battery Cell, 2023 11th International Confere	ower Electronics, Drives and Energy Systems (PEDES) nce on Power Electronics and ECCE Asia (ICPE 2023 - E		

......

The chip fabrication and EDA tool were supported by the IC Design Education Center(IDEC), Korea.